Introduction
Recently, many resistive random access memory (ReRAM) devices using binary oxides such as NiO, Ta 2 O 5 , ZrO 2 , Gd 2 O 3 , HfO 2 , TiO 2 , etc have been reported for future nanoscale nonvolatile memory applications. However, the resistive switching mechanism of ReRAM devices is not understood clearly. On the other hand, conductive-bridge ReRAM devices with different solid-electrolytes such as GeSe, GeS, Ta 2 O 5 , ZrO 2 , SiO 2 , [1] [2] [3] [4] [5] [6] [7] [8] etc have been also reported by several groups. In this case, the silver (Ag) or copper (Cu) can be used as one of the electrodes for the mobile ions. Under an external bias on Ag or Cu electrode, the metallic filament can be formed (or dissolved) in to the solid-electrolyte films. It is realized that the Cu (or Ag) ions diffusion is difficult to control through a single layer of solid-electrolyte. So Ti interfacial layer between the Cu top electrode and Ta 2 O 5 solid-electrode will not only improve the resistive switching performance but also will improve the adhesion. In this study, the improved resistive switching memory performance using Ti interfacial layer in an Al/Cu/Ti/Ta 2 O 5 /W structure has been investigated for the first time.
Experiment
A tungsten (W) metal as a bottom electrode was deposited by sputtering on SiO 2 /Si substrate. The thickness of W is approximately 100 nm. After that the SiO 2 layer with a thickness of 150 nm was deposited on the W/SiO 2 /Si substrate. Different device areas from 150x150 nm 2 to 8x8 µm 2 were fabricated by using lithography and etching process. Finally, the lift-off process was used to fabricate this resistive memory device. The high-κ Ta 2 O 5 solid-electrolyte with a thickness of 15 nm was deposited by E-gun evaporator using pure Ta 2 O 5 shots. Then, a thin Ti layer with a thickness of ~ 2 nm was deposited by E-gun using Ti shots. Ti layer can be used as a good adhesion between Cu and Ta 2 O 5 films. The effective barrier height at the Ta 2 O 5 /Cu interface could be reduced due to Ti interfacial layer. After deposition of Ti layer, oxygen can be gathered in that layer which can be a TiO x layer. This oxygen will come from Ta 2 O 5 solid-electrolyte. Finally, bi-layer TiO x /TaO x solid-electrolytes could be obtained. The TiO x layer will control the diffusion of Cu ions under external positive voltage on the top electrode. The Cu as a mobile metal layer with a thickness of 50 nm was deposited by thermal evaporator. Then, Al as a top electrode with a thickness of 160 nm was deposited in-situ by the same thermal evaporator. The device was annealed at 350 o C in N 2 ambient for 1 min. Fig. 1 shows the schematic view of our novel resistive memory device with Ti interfacial layer. More than twenty restive memory devices were measured to realize the device performance. consecutive DC cycles is shown in Fig. 4 . Applied sweeping voltage is shown by arrow 1→4. A large dispersion of low resistance state (LRS) is observed due to uncontrolled Cu ions diffusion as well as electron injection current. A small resistance ratio (HRS/LRS) of <10 is observed for w/o Ti interfacial layer. Excellent repeatable I-V switching is observed for w/ Ti interfacial resistive switching memory device (Fig.5) . It is noted that effective barrier height of Ta 2 O 5 film could be reduced by introducing Ti interfacial layer. So the electron injection current could be controlled as well as the Cu ion diffusion in to the TaO x solid electrolyte. Although the high resistance state (HRS) is varied with cycle-to-cycle as compared to that of w/o Ti interfacial layer, which may be due to the large resistance ratio of >10 3 . The resistance ratio is further increased with increasing the Ti layer thickness from 2-5 nm (not shown here). The SET voltage is varied from 0.22-0.5V (Fig. 6) . The HRS is varied from 200k-100MΩ while the LRS variation is negligible from 0.8-1kΩ (Fig. 7) . The LRS is almost unchanged with different device area (not shown here). It implies that the Cu filament is formed during external bias. The HRS increases with decreasing the device size due to lower defects as well as lower leakage current. The LRS decreases with increasing I CC from 1 µA-1mA (Fig. 8) , due to the Cu filament diameter increased (Fig. 8) . The crystalline Cu filament is observed under external bias (not shown here). Excellent read endurance of >10 4 times (Fig. 9 ) and program/erase endurance of >10 4 cycles (Fig. 10) are observed owing to the Ti interfacial layer resistive memory device design. Excellent retention characteristics with a large resistance ratio of >10 2 after extrapolation of 10 years data retention are observed (Fig. 11) . The HRS is almost unchanged but the LRS is increased with elapsed time. This may be the scattering of Cu metals from the filament surface or metallic behavior of Cu filament by native TiO x and TaO x films.
Results and discussion

Conclusion
Novel resistive memory device with Ti interfacial layer in an Al/Cu/TiO x /TaO x /W structure with a large resistance ratio of >10 2 , excellent endurance of 10 4 cycles and extra-plotted 10 years data retention is reported. The resistive memory device could be operated as current as 1 µA. This resistive memory device is very useful in future nonvolatile memory devices below 20 nm technology node. 
